

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/543,028	04/04/2000	Thomas Anthony Montgomery	200-0098	5383

7590 06/16/2004

Daniel H Bliss  
Bliss McGlynn PC  
2075 West Big Beaver Road  
Suite 600  
Troy, MI 48084

EXAMINER

GARCIA OTERO, EDUARDO

ART UNIT	PAPER NUMBER
----------	--------------

2123

DATE MAILED: 06/16/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

09/543,028

Applicant(s)

MONTGOMERY, THOMAS  
ANTHONY

Examiner

Eduardo Garcia-Otero

Art Unit

2123

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 22 April 2004.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-13 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-13 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

Art Unit: 2123

**DETAILED ACTION: Final Action**

***Introduction***

1. Title is: METHOD OF DETERMINING A SWITCH SEQUENCE PLAN FOR AN ELECTRICAL SYSTEM
2. First named inventor is: MONTGOMERY
3. Claims 1-13 have been submitted, examined, and rejected.
4. US Application was filed on 4/4/00, and no earlier priority is claimed.
5. Applicant's Amendment was received 4/22/04.

***Index of Prior Art***

6. **Reed** refers to US Patent 4,292,543.
7. **Stevenson** refers to Microsoft Project 98 Bible, by Nancy Stevenson and Elaine Marmel, by IDG Books, 1997, ISBN 0-7645-3155-7, pages 22, 53, 55, 57, 93, 95, 124, 151, 187, 224, 225.
8. **Olson** refers to US Patent 6,480,815.

***Definitions***

9. **Webster** refers to Webster's Third New International Dictionary, Merriam-Webster Inc, copyright 1993. Webster defines "sequential" as "arranged in a sequence: SERIAL", and Webster defines "coincident" as "occupying the same space or time... CONTEMPORARY".

***Applicant's Remarks***

10. SPECIFICATION. The prior objections to the specification are withdrawn, due to Applicant's effective amendments regarding "sequential" and "coincident".
11. 35 USC 112 REJECTIONS. Similarly, the prior 35 USC 112 indefiniteness rejections are withdrawn, due to Applicant's effective amendments regarding "sequential" and "coincident".
12. 35 USC 103 REJECTIONS, CLAIM 1 (AMENDED). Applicant's Remarks pages 8-15 assert that the cited prior art does teach or suggest the claimed invention of claim 1 (amended), and discuss the legal precedent regarding prima facie obviousness. The Examiner will address said Remarks in two parts. First, whether the 6 limitations (numbered by the Examiner) of claim 1 (amended) are disclosed by the prior art, and second whether the motivation is adequate.

Art Unit: 2123

13. REED. Applicant Remarks page 13 assert that Reed “does not organize identified switches within a switch group by defining a coincident group of switches to be closed together”. However, Reed implicitly discloses that the common and default relationship is for all switches to be coincident and to be closed together, and Reed addresses the excess voltage requirement caused by said coincidence by changing the relationship from coincident to sequential. See Reed column 1 line 13 “simultaneous initiation of operation of two or more such devices”. Similarly and interestingly, note that coincident is also the default relationship in Stevenson page 53 FIG 3-7 “each task is the same length by default, and each begins on the project start date”.
14. STEVENSON. Further, the 35 USC 103 rejection of claim 1 uses Stevenson (not Reed) to reject limitation [2] regarding “sequential” and “coincident” grouping. Although Reed does implicitly disclose coincident grouping and explicitly disclose sequential grouping, Stevenson is used to reject limitation [2] because Stevenson is a ubiquitous planning program that automatically performs grouping functions and calculates constraints. Stevenson is designed to be applied to a broad range of planning functions. The sequential and coincident timing groupings are fundamental planning operations.
15. Applicant Remarks page 14 asserts that switches are not tasks. However, Stevenson’s software is broadly designed to group (sequentially or coincident), calculate timing, calculate constrained resource demands and so forth. Turning on a switch is a specific task, and the current drawn by said switch is a specific constrained resource. Stevenson’s disclosure must be interpreted in the context of the other prior art, and particularly in the context of Reed which discloses a detailed analysis of the current constraints.
16. Also see MPEP 2144.04(VI) “REVERSAL, DUPLICATION, OR REAR-RANGEMENT OF PARTS”, and note that sequential timing to minimize current requirements is explicitly taught by Reed column 1 line 48 “minimizing peak loading”.
17. OLSON. Applicant Remarks pages 14-15 assert that Olson “does not disclose generating a simulation command for setting a position sequence of the switches from the opening and closing times for the switch sequence plan and using the commands within the switch sequence plan to operatively control the switches in a simulation of the electrical system”. Applicant is referring to limitations [5] and [6] of claim 1.

Art Unit: 2123

18. Claim 1 (amended) limitation [5] states “generating a simulation command for setting a position sequence of the switches from the opening and closing times for the switch sequence plan”, and is disclosed by Olson FIG 14 “RUN SIMULATION” and “POWER ANALYSIS”. Note that limitation [5] is not written with crystal clarity (particularly the term “setting a position sequence”, which is given little weight), and the Examiner interprets said limitation [5] as “simulate said switches according to said switch sequence plan”. It appears the specification (and Stevenson) determine the opening and closing times of the switches based upon the sequencing plan. Limitation [6] is interpreted similarly.
19. MOTIVATION. Applicant Remarks page 15 assert that there is no motivation in the art to combine Reed, Stevenson, and Olson together. However, at the time the invention was made, it would have been obvious to a person of ordinary skill in the art to use Stevenson and Olson to modify Reed. One of ordinary skill in the art, beginning with Reed’s basic circuit and power constraints, would be motivated to simplify the design by grouping sets of switches into logical units as series or coincident (“parallel”) as disclosed by Stevenson. Note that this type of logical grouping (series or parallel) is common in engineering practice, for example series and parallel resistors. Further, Stevenson is an ubiquitous commercial planning software with broad application that conveniently saves time and reduces error by automating many of the tedious bookkeeping chores of detailed planning, for example logically grouping tasks, managing constrained resources, propagating amendments, and graphically displaying the tasks and their relationships in a time plot.
20. Additionally, one of ordinary skill would be further motivated to simulate the circuit model in order to verify timing constraints and power constraints, as disclosed by Olson. Note that Stevenson’s Project 98 software performs a similar “simulation” each time its parameters are changed, and identifies conflicts at page 93 FIG 4-15 “Multiple dependencies or a combination of dependencies and constraints can cause conflicts in timing”. Similarly, Stevenson page 224-225 spots resource conflicts “You can use views or filters to help you identify resource overallocation problems... overallocated resources appear in red.” Further note that Stevenson’s “resources” are analogous to “peak loading” in Reed, and analogous to “power” constraints in Olson”.

Art Unit: 2123

21. Regarding the standard for motivation, MPEP 706(j) states "there must be some suggestion or motivation, either in the references themselves or in the knowledge generally available to one of ordinary skill in the art, to modify the reference or to combine reference teachings... To support the conclusion that the claimed invention is directed to obvious subject matter, either the references must expressly or impliedly suggest the claimed invention or the examiner must present a convincing line of reasoning as to why the artisan would have found the claimed invention to have been obvious in light of the teachings of the references." Citing *Ex parte Clapp*, 227 USPQ 972, 973 (Bd. Pat. App. & Inter. 1985). See also MPEP § 2144 to § 2144.09 for examples of reasoning supporting obviousness rejections. Also see MPEP 2143.01.
22. 35 USC 103 REJECTIONS, CLAIMS 2-13. Applicant's Remarks pages 15-26 regarding claims 2-13 are similar to the above discussion regarding claim 1, and are unpersuasive for the same reasons as discussed above.
23. AMENDMENTS TO CLAIMS 1, 7, AND 11. Applicant has slightly amended claims 1, 7, and 11, to match the prior office action's claim interpretations. Thus, the prior claim interpretation section is moot, and is not repeated. The 35 USC 103 rejections are repeated below, with minor amendments to the amended claims.

**35 USC § 103**

24. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action: (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
25. The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows: Determining the scope and contents of the prior art. Ascertaining the differences between the prior art and the claims at issue. Resolving the level of ordinary skill in the pertinent art. Considering objective evidence present in the application indicating obviousness or nonobviousness.
- 26. Claims 1-13 are rejected under 35 U.S.C. 103(a) as being unpatentable.**

Art Unit: 2123

27. Claim 1 (amended) is rejected under 35 U.S.C. 103(a) as being unpatentable over Reed in view of Stevenson and Olson.
28. Claim 1 (amended) is an independent "method" claim with 6 limitations, labeled by the Examiner for clarity.
29. [1]-**"identifying the switches for the electrical system"** is disclosed by Reed FIG 1 switches 6A-6P and loads 4A-4F, and column 1 line 48 "minimizing peak loading through the staged and controlled initiation of operation of devices which consume significant quantities of electrical energy". Note that Reed identifies the basic problem of peak loading, and identifies the basic solution as controlling the timing of switching the loads.
30. Reed does not disclose the additional limitations.
31. [2]-**"organizing the identified switches within a switch group by defining a coincident group of switches to be closed together or a sequential group of switches to be closed one at a time and by defining a duration of time the switches should be closed"** is disclosed by Stevenson. Coincident (or simultaneous) is disclosed by Stevenson page 53 FIG 3-7 "each task is the same length by default, and each begins on the project start date". Sequential (or series or consecutive) is disclosed by Stevenson page 93 "link a whole range of tasks to be consecutive". Also see Stevenson page 187 FIG 7-12 with items 3 and 4 in parallel, and items 1 and 9 in series. Similarly, see page 151 FIG 6-21. Note that page 57 states "when you move a summary task, its subtasks move with it." Thus, subtasks are grouped together into summary tasks. See page 55 FIG 3-9 "outline hierarchy".
32. And also disclosed by Reed column 1 line 13 "simultaneous initiation of operation of two or more such devices".
33. [3]-**"organizing the switch group in a data tree structure for the switch sequence plan"** is disclosed by Stevenson page 22 FIG 2-3 "Gantt chart", and page 187 FIG 7-12 with items 3 and 4 in parallel, and items 1 and 9 in series, and page 55 FIG 3-9 "outline hierarchy". Note that page 57 states "when you move a summary task, its subtasks move with it." Note that a Gantt chart is almost identical in format to the instant specification FIG 4 (switches or tasks located in unique vertical position, and time indicated in horizontal axis). Note that the specification FIG 3 "data [tree] structure" is inherent in specification FIG 4, and similarly the data structure is inherent in a Gantt chart, such as the Stevenson page 22 FIG 2-3 and page



Art Unit: 2123

187 FIG 7-12. Note that this type of series and parallel logical grouping is well known to electrical engineers (for example series resistors are often grouped and treated as a single resistor).

34. [4]-**“traversing the data tree structure recursively to calculate opening and closing times for the switches within the switch sequence plan”** is performed automatically by Stevenson as the tasks are entered or modified, page 57 states “when you move a summary task, its subtasks move with it.” Also see page 95 “four basic dependency relationships”.
35. [5]-**“generating a simulation command for setting a position sequence of the switches from the opening and closing times for the switch sequence plan”** is disclosed by Olson FIG 14 “RUN SIMULATION” and “POWER ANALYSIS”.
36. [6]-**“using the commands within the switch sequence plan to operatively control the switches in a simulation of the electrical system”** is disclosed by Olson FIG 14 “RUN SIMULATION” and “POWER ANALYSIS”.
37. **At the time** the invention was made, it would have been obvious to a person of ordinary skill in the art to use Stevenson and Olson to modify Reed. One of ordinary skill in the art, beginning with Reed’s basic circuit and power constraints, would be motivated to simplify the design by grouping sets of switches into logical units as series or coincident (“parallel”) as disclosed by Stevenson. Note that this type of logical grouping (series or parallel) is common in engineering practice, for example series and parallel resistors.
38. Additionally, one of ordinary skill would be further motivated to simulate the circuit model in order to verify timing constraints and power constraints, as disclosed by Olson. Note that Stevenson’s Project 98 software performs a similar “simulation” each time its parameters are changed, and identifies conflicts at page 93 FIG 4-15 “Multiple dependencies or a combination of dependencies and constraints can cause conflicts in timing”. Similarly, Stevenson page 224-225 spots resource conflicts “You can use views or filters to help you identify resource overallocation problems... overallocated resources appear in red.” Further note that Stevenson’s “resources” are analogous to “peak loading” in Reed, and analogous to “power” constraints in Olson”.
39. Claims 2-6 are rejected under 35 U.S.C. 103(a) as being unpatentable Reed in view of Stevenson and Olson.

Art Unit: 2123

40. Claims 2-6 depend directly from claim 1, with one additional limitation each.
41. In claim 2, **“selecting an individual switch or a group of switches from a list displayed on a video terminal of a computer system”** is disclosed by Stevenson page 57 “when you move a summary task, its subtasks move with it.”
42. In claim 3, **“nesting sequential switch groups and coincident switch groups within a top level switch group”** is disclosed by Stevenson page 124 FIG 5-18: the top level is item 1, a subgroup is item 3 (containing items 4 and 5 in series), and another subgroup is item 10 (containing items 11 and 13 in parallel). Also see Stevenson page 187 FIG 7-12 with items 3 and 4 in parallel, and items 1 and 9 in series.
43. In claim 4, **“determining a duration of time between switch closings for a sequential switch group”** is disclosed by Stevenson page 187 FIG 7-12 with items 3 and 4 in parallel, and items 1 and 9 in series. Also see Stevenson page 124 FIG 5-18: the top level is item 1, a subgroup is item 3 (containing items 4 and 5 in series), and another subgroup is item 10 (containing items 11 and 13 in parallel).
44. In claim 5, **“nesting lower level sequential switch groups or coincident switch groups within higher level sequential switch groups or coincident switch groups”** is disclosed by Stevenson page 124 FIG 5-18: group item 2 contains item 3 and item 6 in series, and item 3 contains item 4 and item 5 in series. Similarly, group item 2 contains item 3 and item 10 in series, and item 10 contains items 11 and 13 in parallel.
45. In claim 6, **“using the switch sequence plan to analyze an electrical load distribution of the electrical system”** is disclosed by Reed FIG 1 and FIG 2 and FIG 3.
46. MOTIVATION FOR DEPENDENT CLAIMS 2-6. At the time the invention was made, it would have been obvious to a person of ordinary skill in the art to use Stevenson and Olson to modify Reed. One of ordinary skill in the art, beginning with Reed’s basic circuit and power constraints, would be motivated to simplify the design by grouping sets of switches into logical units as series or coincident (“parallel”) as disclosed by Stevenson. Note that this type of logical grouping (series or parallel) is common in engineering practice, for example series and parallel resistors. Similarly, the model may be further simplified by organizing additional layers of hierarchy, per Stevenson’s hierarchy.

Art Unit: 2123

47. Additionally, one of ordinary skill would be further motivated to simulate the circuit model in order to verify timing constraints and power constraints, as disclosed by Olson. Note that Stevenson's Project 98 software performs a similar "simulation" each time its parameters are changed, and identifies conflicts at page 93 FIG 4-15 "Multiple dependencies or a combination of dependencies and constraints can cause conflicts in timing". Similarly, Stevenson page 224-225 spots resource conflicts "You can use views or filters to help you identify resource overallocation problems... overallocated resources appear in red." Further note that Stevenson's "resources" are analogous to "peak loading" in Reed, and analogous to "power" constraints in Olson".
48. Claim 7 (amended) is rejected under 35 U.S.C. 103(a) as being unpatentable Reed in view of Stevenson and Olson.
49. Claim 7 (amended) is an independent "method" claim with 8 limitations, labeled by the Examiner for clarity.
50. [1]-**"identifying the switches from a circuit schematic of the electrical system"** is disclosed by Reed column 1 line 48 "minimizing peak loading through the staged and controlled initiation of operation of devices which consume significant quantities of electrical energy".
51. Reed does not disclose the additional limitations.
52. [2]-**"selecting an individual switch or a group of switches from a list displayed on a video terminal of a computer system"** is disclosed by Stevenson page 57 states "when you move a summary task, its subtasks move with it."
53. [3]-**"organizing the identified switches within a switch group by defining a sequential group by nesting within each other a coincident group of switches to be closed together or a sequential group of switches to be closed one at a time"** is disclosed by Stevenson page 124 FIG 5-18: the top level is item 1, a subgroup is item 3 (containing items 4 and 5 in series), and another subgroup is item 10 (containing items 11 and 13 in parallel). Also see Stevenson page 187 FIG 7-12 with items 3 and 4 in parallel, and items 1 and 9 in series.
54. [4]-**"defining a duration of time the switches in the sequential switch group or coincident switch group should be closed"** is disclosed by Stevenson page 187 FIG 7-12 with items 3 and 4 in parallel, and items 1 and 9 in series. Also see Stevenson page 124 FIG

Art Unit: 2123

5-18: the top level is item 1, a subgroup is item 3 (containing items 4 and 5 in series), and another subgroup is item 10 (containing items 11 and 13 in parallel).

55. [5]-**“organizing the switch group in a data tree structure for the switch sequence plan”**

is disclosed by Stevenson page 124 FIG 5-18: the top level is item 1, a subgroup is item 3 (containing items 4 and 5 in series), and another subgroup is item 10 (containing items 11 and 13 in parallel). Also see Stevenson page 187 FIG 7-12 with items 3 and 4 in parallel, and items 1 and 9 in series.

56. [6]-**“traversing the data tree structure recursively to calculate opening and closing**

**times for the switches in the sequential switch group or coincident switch group for the switch sequence plan”** is disclosed by Stevenson page 124 FIG 5-18: the top level is item 1, a subgroup is item 3 (containing items 4 and 5 in series), and another subgroup is item 10 (containing items 11 and 13 in parallel). Also see Stevenson page 187 FIG 7-12 with items 3 and 4 in parallel, and items 1 and 9 in series. Note that Stevenson recalculates all the times immediately as the structure is amended.

57. [7]-**“generating a simulation command for setting a position sequence of the switches from the opening and closing times for the switch sequence plan”** is disclosed by Olson FIG 14 “RUN SIMULATION” and “POWER ANALYSIS”.

58. [8]-**“using the commands within the switch sequence plan to operatively control the switches in a simulation of the electrical system”** is disclosed by Olson FIG 14 “RUN SIMULATION” and “POWER ANALYSIS”.

59. **At the time** the invention was made, it would have been obvious to a person of ordinary skill in the art to use Stevenson and Olson to modify Reed. One of ordinary skill in the art, beginning with Reed’s basic circuit and power constraints, would be motivated to simplify the design by grouping sets of switches into logical units as series or coincident (“parallel”) as disclosed by Stevenson. Note that this type of logical grouping (series or parallel) is common in engineering practice, for example series and parallel resistors. Then one of ordinary skill would be motivated to simulate the circuit model to verify timing constraints and power constraints, as disclosed by Olson. Note that Stevenson’s Project 98 software performs a similar “simulation” each time its parameters are changed, and identifies conflicts at page 93 FIG 4-15 “Multiple dependencies or a combination of dependencies and

Art Unit: 2123

constraints can cause conflicts in timing". Similarly, Stevenson page 224-225 spots resource conflicts "You can use views or filters to help you identify resource overallocation problems... overallocated resources appear in red." Further note that Stevenson's "resources" are analogous to "peak loading" in Reed, and analogous to "power" constraints in Olson".

60. Claims 8-10 are rejected under 35 U.S.C. 103(a) as being unpatentable Reed in view of Stevenson and Olson.
61. Claims 8-10 depend directly from claim 7, with one additional limitation each.
62. In claim 8, **"determining a duration of time between switch closings for a sequential switch group"** is disclosed by Stevenson page 187 FIG 7-12 with items 3 and 4 in parallel, and items 1 and 9 in series. Also see Stevenson page 124 FIG 5-18: the top level is item 1, a subgroup is item 3 (containing items 4 and 5 in series), and another subgroup is item 10 (containing items 11 and 13 in parallel).
63. In claim 9, **"nesting lower level sequential switch groups or coincident switch groups within higher level sequential switch groups or coincident switch groups"** is disclosed by Stevenson page 187 FIG 7-12 with items 3 and 4 in parallel, and items 1 and 9 in series. Also see Stevenson page 124 FIG 5-18: the top level is item 1, a subgroup is item 3 (containing items 4 and 5 in series), and another subgroup is item 10 (containing items 11 and 13 in parallel).
64. In claim 10, **"using the switch sequence plan to analyze an electrical load distribution of the electrical system"** is disclosed by Olson FIG 14 "RUN SIMULATION" and "POWER ANALYSIS".
65. MOTIVATION FOR DEPENDENT CLAIMS 8-10. At the time the invention was made, it would have been obvious to a person of ordinary skill in the art to use Stevenson and Olson to modify Reed. One of ordinary skill in the art, beginning with Reed's basic circuit and power constraints, would be motivated to simplify the design by grouping sets of switches into logical units as series or coincident ("parallel") as disclosed by Stevenson. Note that this type of logical grouping (series or parallel) is common in engineering practice, for example series and parallel resistors. Similarly, the model may be further simplified by organizing additional layers of hierarchy, per Stevenson's hierarchy.

66. Additionally, one of ordinary skill would be further motivated to simulate the circuit model in order to verify timing constraints and power constraints, as disclosed by Olson. Note that Stevenson's Project 98 software performs a similar "simulation" each time its parameters are changed, and identifies conflicts at page 93 FIG 4-15 "Multiple dependencies or a combination of dependencies and constraints can cause conflicts in timing". Similarly, Stevenson page 224-225 spots resource conflicts "You can use views or filters to help you identify resource overallocation problems... overallocated resources appear in red." Further note that Stevenson's "resources" are analogous to "peak loading" in Reed, and analogous to "power" constraints in Olson".
67. Claim 11 (amended) is rejected under 35 U.S.C. 103(a) as being unpatentable Reed in view of Stevenson and Olson.
68. Claim 11(amended) is an independent "method" claim with 8 limitations, labeled by the Examiner.
69. [1]-**"identifying the switches from a circuit schematic of the electrical system"** is disclosed by Reed column 1 line 48 "minimizing peak loading through the staged and controlled initiation of operation of devices which consume significant quantities of electrical energy".
70. Reed does not disclose the additional limitations.
71. [2]-**"selecting an individual switch or a group of switches from a list displayed on a video terminal of a computer system"** is disclosed by Stevenson page 57 states "when you move a summary task, its subtasks move with it."
72. [3]-**"organizing the identified switches within a switch group by nesting within each other a coincident group of switches to be closed together or a sequential group of switches to be closed one at a time"** is disclosed by Stevenson page 124 FIG 5-18: the top level is item 1, a subgroup is item 3 (containing items 4 and 5 in series), and another subgroup is item 10 (containing items 11 and 13 in parallel). Also see Stevenson page 187 FIG 7-12 with items 3 and 4 in parallel, and items 1 and 9 in series.
73. [4]-**"defining a duration of time the switches in the sequential switch group or coincident switch group within the top level switch group should be closed"** is disclosed by Stevenson page 187 FIG 7-12 with items 3 and 4 in parallel, and items 1 and 9 in series.

Also see Stevenson page 124 FIG 5-18: the top level is item 1, a subgroup is item 3 (containing items 4 and 5 in series), and another subgroup is item 10 (containing items 11 and 13 in parallel).

74. [5]-**“organizing the switch group in a data tree structure for the switch sequence plan”** is disclosed by Stevenson page 22 FIG 2-3 “Gantt chart”, and page 187 FIG 7-12 with items 3 and 4 in parallel, and items 1 and 9 in series, and page 55 FIG 3-9 “outline hierarchy”. Note that page 57 states “when you move a summary task, its subtasks move with it.” Note that a Gantt chart is almost identical in format to the instant specification FIG 4 (switches or tasks located in unique vertical position, and time indicated in horizontal axis). Note that the specification FIG 3 “data [tree] structure” is inherent in specification FIG 4, and similarly the data structure is inherent in a Gantt chart, such as the Stevenson page 22 FIG 2-3 and page 187 FIG 7-12. Note that this type of series and parallel logical grouping is well known to electrical engineers (for example series resistors are often grouped and treated as a single resistor).
75. [6]-**“traversing the data tree structure recursively to calculate opening and closing times for the switches in the sequential switch group or coincident switch group within the top level switch group for the switch sequence plan”** is disclosed by Stevenson page 124 FIG 5-18: the top level is item 1, a subgroup is item 3 (containing items 4 and 5 in series), and another subgroup is item 10 (containing items 11 and 13 in parallel). Also see Stevenson page 187 FIG 7-12 with items 3 and 4 in parallel, and items 1 and 9 in series. Note that Stevenson recalculates all the times immediately as the structure is amended.
76. [7]-**“generating a simulation command for setting a position sequence of the switches from the opening and closing times for the switch sequence plan”** is disclosed by Olson FIG 14 “RUN SIMULATION” and “POWER ANALYSIS”.
77. [8]-**“using the commands within the switch sequence plan to operatively control the switches in a simulation of the electrical system”** is disclosed by Olson FIG 14 “RUN SIMULATION” and “POWER ANALYSIS”.
78. **At the time** the invention was made, it would have been obvious to a person of ordinary skill in the art to use Stevenson and Olson to modify Reed. One of ordinary skill in the art, beginning with Reed’s basic circuit and power constraints, would be motivated to simplify

Art Unit: 2123

the design by grouping sets of switches into logical units as series or coincident ("parallel") as disclosed by Stevenson. Note that this type of logical grouping (series or parallel) is common in engineering practice, for example series and parallel resistors. Then one of ordinary skill would be motivated to simulate the circuit model to verify timing constraints and power constraints, as disclosed by Olson. Note that Stevenson's Project 98 software performs a similar "simulation" each time its parameters are changed, and identifies conflicts at page 93 FIG 4-15 "Multiple dependencies or a combination of dependencies and constraints can cause conflicts in timing". Similarly, Stevenson page 224-225 spots resource conflicts "You can use views or filters to help you identify resource overallocation problems... overallocated resources appear in red." Further note that Stevenson's "resources" are analogous to "peak loading" in Reed, and analogous to "power" constraints in Olson".

79. Claims 12-13 are rejected under 35 U.S.C. 103(a) as being unpatentable Reed in view of Stevenson and Olson.
80. Claims 12-13 depend directly from claim 11, with one additional limitation each.
81. In claim 12, **"determining a duration of time between switch closings for a sequential switch group"** is disclosed by Stevenson page 124 FIG 5-18: the top level is item 1, a subgroup is item 3 (containing items 4 and 5 in series), and another subgroup is item 10 (containing items 11 and 13 in parallel). Also see Stevenson page 187 FIG 7-12 with items 3 and 4 in parallel, and items 1 and 9 in series. Note that Stevenson recalculates all the times immediately as the structure is amended.
82. In claims 13, **"using the switch sequence plan to analyze an electrical load distribution of the electrical system"** is disclosed by Olson FIG 14 "RUN SIMULATION" and "POWER ANALYSIS".
83. MOTIVATION FOR DEPENDENT CLAIMS 12-13. At the time the invention was made, it would have been obvious to a person of ordinary skill in the art to use Stevenson and Olson to modify Reed. One of ordinary skill in the art, beginning with Reed's basic circuit and power constraints, would be motivated to simplify the design by grouping sets of switches into logical units as series or coincident ("parallel") as disclosed by Stevenson. Note that this type of logical grouping (series or parallel) is common in engineering practice, for example



Art Unit: 2123

series and parallel resistors. Similarly, the model may be further simplified by organizing additional layers of hierarchy, per Stevenson's hierarchy.

84. Then one of ordinary skill would be motivated to simulate the circuit model to verify timing constraints and power constraints, as disclosed by Olson. Note that Stevenson's Project 98 software performs a similar "simulation" each time its parameters are changed, and identifies conflicts at page 93 FIG 4-15 "Multiple dependencies or a combination of dependencies and constraints can cause conflicts in timing". Similarly, Stevenson page 224-225 spots resource conflicts "You can use views or filters to help you identify resource overallocation problems... overallocated resources appear in red." Further note that Stevenson's "resources" are analogous to "peak loading" in Reed, and analogous to "power" constraints in Olson".

***Additional Cited Prior Art***

85. The following US patents or publications are hereby cited as prior art, but have not been used for rejection. Applicant should review these carefully before responding to this office action.
86. US Patent 6,080,201 by Hojat discloses Abstract "timing constraints... netlist... list of components", and column 1 line 31 simulation, and column 2 line 21 "power consumption", and column 2 line 57 "transistors" (note that transistors can act as switches), and column 2 line 67 "levels of hierarchy". Said additional prior art was provided with the prior office action.

***Conclusion***

87. All claims stand rejected against prior art.
88. The objections to the specification, and the 35 USC 112 indefiniteness rejections have been overcome by Applicant's amendments, and are withdrawn.

***Communication***

89. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Eduardo Garcia-Otero whose telephone number is 703-305-0857. The examiner can normally be reached on Tuesday through Friday from 9:00 AM to 8:00 PM. If attempts to reach the Examiner by telephone are unsuccessful, the Examiner's supervisor, Kevin Teska, can be reached at (703) 305-9704. The fax phone number for this group is 703-872-9306. Any inquiry of a general nature or relating to the status of this application or

Art Unit: 2123

proceeding should be directed to the group receptionist, whose telephone number is (703)  
305-3900.

\* \* \* \*



KEVIN J. TESKA  
SUPERVISORY  
PATENT EXAMINER